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direction. TCAD simulations showing the 
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narrow connection to the substrate for 
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under identical conditions. All these resul
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III. RESULTS  
Experimental cross-section per bit valu
values of supply voltage and particle LET
designs are shown in Fig. 2. Curves in Fig. 
figures) were generated using all upsets, 
(SBU) and MCU. The threshold LET value (t
which upsets start to appear upon exposure
MeV-cm2/mg.  Some upsets were also obse
supply voltage for He ions with an LET value
cm2/mg.  Particles with an LET value of 0.1
deposit approximately 0.001 pC/um of charge
The fact that the SRAM cell was upsetting e
values of deposited charge indicates a very lo
for the SRAM cell. Specifically, these SRA
vulnerable to upsets due to muons, low-ene
high-energy electrons [5-7]. If the SRAM 
these particles is confirmed, it may significa
FIT rates for terrestrial operations. 
 
Cross-section values have historically show
when plotted as a function of particle LET v
data points of interest to the radiation effects c
threshold LET values at which the upsets star
indication of critical charge value for the SRA
saturated cross-section values indicative of th
for an SRAM cell.  Saturated cross-section 
LET particles usually saturate indicating limit
for a given SRAM cell.  However for 16-nm
Fig.2. Upset cross-section per bit vs. particle LET for
SRAM design at different supply voltage values. 
16 MeV/nucleon 
as 150 MeV-
ponding energy, 
4].  
o once and then 
as read, correct 
  All errors that 
ach other (across 
ell upsets. The 
orded to verify 
ocessed after the 
ll upset clusters. 
??       (1) 
es for different 
 for single port 
2 (and all other 
single-bit upset 
he LET value at 
) is less than 1 
rved at 600 mV 
 of 0.105 MeV-
05 MeV-cm2/mg 
 during an event.  
ven at such low 
w critical charge 
M cells may be 
rgy protons, or 
vulnerability to 
ntly increase the 
 
n Weibull shape 
alues. The main 
ommunity is the 
t to appear – an 
M cell, and the 
e sensitive area 
values for high 
ed sensitive area 
 SRAM design, 
the cross-section values do not se
LET increases.  One of the reasons 
cross-section values plotted include
upsets. As particle LET increases
MCU keeps increasing the total num
non-saturation of cross-section curv
this work, the cross-section value
even at an LET of 50 MeV-cm2/mg
  
Cross-section curves, shown in Fi
vulnerability to soft errors, but desig
extent of MCU. For advanced tech
earlier, the extent of MCU alon
determines the ECC and interleavin
the relative contribution to overal
values. MCU’s are caused when m
 
 the single port 
(a) 
 
(b) 
 
( c) 
Fig. 3.  Relative contribution of SBU and MC
voltage for different particle LETs for 16-nm
em to saturate as particle 
for this behavior is that the 
s single-bit and multi-cell 
, the increased number of 
ber of upsets, resulting in 
e. For the designs tested in 
s do not seem to saturate 
.  
g. 2, do convey the SRAM 
ners still need to know the 
nology nodes, as indicated 
g the rows and columns 
g parameters. Fig. 3 shows 
l SER for different MCU 
ultiple SRAM cells collect 
 
 
 
U as a function of supply 
 SRAM. 
4B.3.2
more than critical charge for a single ion hit [8-9] (this is 
usually referred to as charge-sharing). The extent of MCU (the 
number of upset bits) represents the distance over which 
charge may diffuse and get collected by multiple SRAM cells. 
Fig. 3(a) shows the MCU contribution for Ar with an LET 
value of 7.27 MeV-cm2/mg.  For this particle, the maximum 
number of multiple-upset bits is 2.  With the SRAM cell size 
at the 16-nm node expected to be 0.05-0.07 ?m2, 2-bit MCU 
at this LET yields a good estimate of the distance over which 
enough charge may get collected to cause an upset. As particle 
LET increases to 16.5 MeV-cm2/mg for Cu, as shown in Fig. 
3(b), the highest number MCU increases to 4. Further 
increases in LET for Xe (LET = 49 MeV-cm2/mg) increase the 
number of MCU bits to 8. These results show that significant 
amount of charge being collected by multiple transistors from 
a single incident particle for FinFET technologies.  These 
results clearly show that charge-sharing effects are not 
diminished at the 16-nm FinFET technology node.  
The supply voltage dependence in Fig. 3 shows increased 
number of occurrences for large cluster sizes as supply voltage 
is decreased. In addition, the MCU cluster size also increases 
with reduced supply voltage. The increase in MCU cluster size 
is a direct result of the decreased critical charge as supply 
voltage is reduced. The reduced power supply will result in 
reduced Qcrit for SRAM cells, resulting in more cells 
vulnerable to an ion hit. All SRAM cells surrounding the hit 
location will collect charge as a result of charge deposition. As 
the amount of charge collected by a cell is a weak function of 
supply voltage, the collected charge value does not change 
significantly as supply voltage is reduced. The reduction in 
Qcrit due to supply voltage reduction is the primary cause for 
the increase in the number of upset cells. For a given 
technology node, the parameters controlling charge diffusion 
in the substrate after an ion strike are independent of supply 
voltage. As the charge collected by a node due to diffusion 
process is a weak function of the nodal voltage [9], charge 
collected by SRAM cells surrounding the hit location is 
mostly constant when supply voltage is varied.  One of the 
major effects of reduced supply voltage is reduced critical 
charge. This reduction in critical charge increases the number 
of SRAM cells that have collected more than critical charge 
after an ion hit, resulting in increased cluster size as seen in 
Fig. 3.  
Results for cross-section per bit as a function of particle 
LET for different supply voltages for dual-port SRAM design 
are shown in Fig. 4. Cross-section values for particles with 
high LET also show a non-saturating behavior.  This is again 
caused by the inclusion of MCU in the overall error numbers.  
As the particle LET increases, the number of MCU increases, 
resulting in increasing cross-section per bit. Similar to single-
port SRAM designs, the threshold LET values for the SRAM 
cell is very low.  In fact, the threshold LET values for both 
types of memory cells are indistinguishable from the test 
results. Cross-section curves for single-port and dual-port 
designs for 800 mV supply voltage clearly show similar 
threshold LET, as shown in Fig. 5. 
Dual-port SRAM cells are usually designed with two sets of 
access transistors allowing access to the SRAM cell data on 
two different bit lines.  The increased number of access 
transistors increases the nodal capacitances associated with the 
storage nodes.  With increased capacitance, the critical charge 
required to cause an upset also increases.  For a first order of 
approximation, the critical charge is proportional to Vdd * 
Cnode, where Vdd is the supply voltage and Cnode is the nodal 
capacitance for the storage node.  Accordingly, the dual-port 
SRAM cells are expected to have higher critical charge than 
single-port SRAM cells, resulting in higher threshold LET and 
lower saturated cross-section values than single-port SRAM 
cells.  The lack of distinction between these two designs for 
threshold LET values stems from the very low critical charge 
for both the cells.  For the particle LET values used in this 
study, the amount of charge deposited is much higher than the 
critical charge for each cell.  As a result, a small increase in 
critical charge due to increased nodal capacitances is 
overcome by the large amount of charge deposited by the 
particles used in the tests.  
Saturated cross-section values for storage cells are 
indicative of the sensitive area for all vulnerable transistors. 
For older technologies, this used to be the drain regions of all 
vulnerable transistors as ion hits outside the drain regions did 
not result in significant charge collection at circuit nodes. With 
the critical charge values at these technologies significantly 
higher than the amount of charge collected from ion hits 
outside the drain region, sensitive area (or saturated cross-
section values) was obtained by adding drain area for all 
vulnerable transistors. For advanced technologies, very low 
critical charge means ion hits outside the drain regions are 
capable of causing an upset. As a result, sensitive area for a 
transistor extends beyond the drain area of a transistor. 
Usually, as critical charge increases, this sensitive area 
decreases due to the fact that collected charge is inversely 
related to the distance between the drain boundary and the hit 
location.  
 
Fig. 4. Cross-section results for dual-port SRAM designs a a function of 
supply voltage. 
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single-port SRAM designs, the cluster size of 14 and 30 was 
observed only once, while most of the cluster sizes for rows 
were less than 6  
IV. TCAD ANALYSIS 
Synopsys 3D TCAD simulations were carried out to 
estimate the extent of distance over which significant single-
event effects (perturbation in electric potential, collected 
charge as a function of distance, etc.) occur in a structure 
representative of a 16 nm bulk FinFET technology. 
Simulations were run for single event strikes into the N-
WELL, near the OFF-PMOS FinFET devices. This strike 
location was chosen because of the impact that single-event 
strikes have on de-biasing an N-WELL in a bulk CMOS 
process. Simulations were carried out for the nominal supply 
voltage of 0.9 V.  In Fig. 7, the 2-D cross-section cut along the 
length of the N-WELL shows the electron density at 300 ps 
after a single event strike with LET=60 MeV-cm2/mg. At 300 
ps after the ion strike, the electron density is 4x1019 cm-3 in the 
vicinity of the hit location and stays above 2x1018 cm-3 
approximately 500 nm from the hit location. To put that 
dimension into perspective, a FinFET device is on the order of 
100 nm at its largest point. For an SRAM cell size of ~0.039 
?m2, perturbation over such a wide distance will result in 
multiple bits affected in the SRAM array.  
Simulation results, shown in Fig. 8, show the distance over 
which potential perturbations are observed with increasing 
particle LET. The figure shows the electrostatic potential 
through a doped n-type region (the higher than supply voltage 
potential shown on the chart is the result of the TCAD 
simulator characteristics.  It is not the same as the externally 
applied supply voltage). Larger physical range of perturbations 
will result in increased number of cells affected by a single-ion 
hit. In Fig. 8, it is shown that the N-WELL electrostatic 
potential is greatly perturbed for several microns on either side 
of an ion strike when compared to a pre-strike condition. 
V. CONCLUSIONS 
Heavy-ion exposures for 16-nm FinFET SRAM show that 
SER is dominated by MCU’s for high LET particles.  Dual-port 
SRAM has higher cross-section than single-port SRAM but it 
should have more relaxed bit-interleaving requirement than the 
single-port SRAM.  For a particle LET of 50 MeV-cm2/mg, the 
MCU cross-section is an order of magnitude higher than SBU 
cross-section. TCAD results show the extent of charge-sharing 
at this technology node.  Results presented in this paper will 
help designers estimate the ECC and interleaving design 
parameters for FinFET SRAM designs at the 16-nm FinFET 
node.  
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Fig. 8.  Extent of electrostatic potential disturbance in 
an NWELL after an ion strike on an SRAM cell in the 
16-nm FinFET node.  
Fig. 7 Electron density at 300 ps after an ion hit with LET 
value of 60 MeV-cm2/mg.  The small notch in the middle is 
an SRAM cell and the ion hit was located 500 nm on the left 
of the SRAM cell. 
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